Research for development of thin-film space- charge-limited triode devices by Aubuchon, K. G. et al.
RESEARCH FOR DEVELOPMENT OF THIN-FILM 
SPACE-CHARGE-LIMITED TRIODE DEVICES (U) 
BY 
Kenneth G. Aubuchon, Peter  Knoll and Rainer Zuleeg 
May 1967 
Distribution of this report  is provided 
in the interest  of information exchange 
and should not be construed as endorse- 
ment by NASA of the material presented. 
Responsibility for the contents res ides  
in the organization that prepared it. 
Prepared under Contract No. NAS 12-144 by: 
Hughes Aircraft Company 
Applied Solid State Research Department 
Newport Beach, California 
Electronics Research Center 
National Aeronautics & Space Administration 
https://ntrs.nasa.gov/search.jsp?R=19690022838 2020-03-12T05:07:04+00:00Z
RESEARCH FOR DEVELOPMENT OF THIN-FILM 
SPACE-CHARGE-LIMITED TRIODE DEVICES (U) 
BY 
Kenneth G. Aubuchon, Peter  Knoll and Rainer Zuleeg 
May 1967 
Prepared under Contract No. NAS 12-144 by: 
Hughes Air craft Company 
Applied Solid State Research Department 
Newport Beach, California 
for 
Electronics Research Center 
National Aeronautics & Space Administration 
TABLE OF CONTENTS 
SECTION 
I 
I1 
I11 
IV 
V 
T I T L E  
ABSTRACT 
FORE WORD 
LIST OF ILLUSTRATIONS 
MATERIAL PREPARATION AND ANALYSIS 
A. Introduction 
B. Literature Survey 
C. Experimental 
D. Results 
E. Discussion 
DEVICE THEORY 
DEVICE DESIGN AND FABRICATION 
A. Mask Design 
B. Silicon Processing 
C. Discussion of Processing Problems 
D. Summary of Lots Fabricated 
E. Discussion of Yield 
DEVICE EVALUATION 
A. Correlation Between Theory and 
B. High Frequency Performance 
C. Modes of Operation 
D. High Temperature Stability 
E. Radiation Effects  
F. Noise 
CONCLUSION 
LIST O F  REFERENCES 
Experiment 
PAGE NO: 
ii 
iii 
iv 
1 
1 
1 
3 
6 
13 
18 
20 
20 
24 
25 
27 
29 
32 
32 
42 
49 
54  
5 4  
62 
64 
66 
ABSTRACT 
Silicon-on- sapphire space - charge-limited triodes w e r e  de signed 
and fabricated. 
(a-Al 0 ) wafers by the pyrolysis of silane (SiH ) at temperatures between 
1000° and 1150°C and were investigated by X-ray diffraction methods and 
by Hall effect measurements. 
having hole mobilities of essentially single crystal  silicon, were grown 
at 105OOC. 
poorer deposit. 
apparently is due to a chemical reaction between silicon and sapphire 
The silicon films were grown on (0172) oriented sapphire 
2 3  4 
The films with the best structural  perfection, 
Higher as well as lower pedestal temperatures resulted in  a 
The high temperature limitation for the film growth 
which is enhanced with increasing temperature. 
fabrication were p-type and were polished to 2p thickness. 
are similar to off-set gate n-channel MOS transis tors  and the processing is 
the same except for an  initial masking step which isolates silicon islands on 
the sapphire substrate. The feed-back capcaitance of the SCL-triodes was 
calculated to  be 0.12 pf, and the TO-5 headers contribute an additional 
0 .2  pf. 
a source-drain spacing of approximately 4 pm. 
The films used for device 
The SCL-triodes 
The maximum frequency of oscillation obtained w a s  3 to  4 GHz for 
Higher frequencies should 
be obtainable with further reduction in source-drain spacing. 
ment and depletion mode devices were obtained. 
frequency response is expected from the positive gate (enhancement mode) 
operation. Results of radiation tests with doses up to  2 x 10 
presented, along with comparative tes ts  on MNS and MOS capacitors which 
indicate that silicon nitride is much less  sensitive to  ionizing radiation 
than Si02. 
Both enhance- 
It is shown that a higher 
5 r ads  are 
.. 
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1. MATERIAL PREPARATION AND ANALYSIS 
A. INTRODUCTION 
Integrated circuits with active and passive components on a semi- 
conductor wafer have gained much attention in recent years. However, 
the single w a f e r  approach has a disadvantage, since all the components 
a r e  electrically coupled via the conductive substrate. 
limits the high frequency operation of the integrated circuits. It can be 
eliminated when the devices a r e  made of a thin silicon film deposited on 
an insulating substrate. 
deposition of silicon, e, g., evaporation in vacuo, sputtering, or the 
reaction of gaseous silicon compounds , but device quality silicon films 
have so  far  only been produced by the pyrolysis of silane (SiH4). 
experimental setup wlth i t s  open tube system and the r - f  heated pedestal 
i s  practically the same which i s  used for the epitaxial deposition of 
silicon- on- silicon. 
The coupling 
There a r e  several  methods for the thin-film 
The 
Several materials have been considered a s  substrates. In the 
following chapter, a selection of publications i s  presented in wh(ch the 
usefulness of dielectric materials for silicon deposition i s  discussed. 
The emphasis is placed on those methods which resul t  in device quality 
silicon. 
B. LITERATURE SURVEY 
Silicon deposition on single crystal  quartz was reported in 1963 
by Joyce, Bicknell, Charig and Stirland (Ref. 1) who used the hydrogen 
reduction of SiHC13. 
amorphous quartz was  mentioned occasionally (Ref. 2, 3,4). 
In the following years ,  single crystal  as well a s  
The lack of 
interest in this substrate material  probably stems from the fact that 
silicon has a thermal expansion coefficient which i s  almost one order of 
magnitude la rger  than that of quartz. 
in the film. 
This leads to  severe s t r e s s  problems 
Rasmanis (Ref. 5) used a "rheotaxial" method to deposit silicon 
The deposit could be obtained a s  a single crystal  onto glazed alumina. 
in certain discrete areas .  
can diffuse into the silicon film during the growth process,  thereby 
However, constituents of the molten glaze 
-1- 
limiting i t s  usefulness for device fabrication., 
surface can present another problem, 
The uneveness of the glaze 
A ra ther  inexpensive method seems to be the deposition of silicon 
on sintered alumina wafers, a s  suggested by Do0 (Ref. 6). 
the polycrystalline nature of the substrate material ,  comparatively large 
silicon single crystal  a r eas  up to 0.5 x 3 mm could be obtained by a 
melting and regrowth technique, However, the heat treatment caused 
aluminum ions to  diffuse from the substrate into the molten film and 
hence only a low resistivity mater ia l  could be formed. Doo grew an 
epitaxial film on top of the f i r s t  silicon layer which had been polished 
and etched. 
diffusion, a good quality mesa  diode could be made. 
film, recrystallized or not, did not appear to be useful for the fabrication 
of operational thin-film devices 
In spite of 
The second film had a thickness of 5-8 p,, With phosphorus 
But the original 
The deposition of silicon on a substrate of magnesium aluminate 
spinel, a s  reported by Seiter and Zaminer (Ref. 7), Manasevit and Forbes 
(Ref. 8), and SchlGtterer and Zaminer (Ref. 9) is of interest  because this 
material  has a cubic structure like silicon. 
in this laboratory (Ref, 10). 
with values of room temperature ca r r i e r  mobility approaching thos e of 
single crystal  silicon with the same resistivity, 
stability of spinel, however, particularly in a hydrogen atmosphere, 
makes this mater ia l  l ess  suitable for thin film active device fabrication. 
Studies with spinel were made 
Good quality p-type silicon films were obtained 
The limited thermal 
Beryllium oxide has a high thermal conductivity. It also has a 
high electrical resistivity and it i s  very resistant to ionizing radiation. 
These properties make B e 0  a preferred substrate material  for thin-film 
semiconductor devices, particularly for power devices. Successful 
epitaxial deposition of silicon on several  natural faces of B e 0  was  reported 
by Manasevit, Forbes and Cadoff (Ref. 11). Difficulties, however, a r e  
encountered with the material  preparation. 
which have been obtained are only 5 or 10 mm in diameter (Ref, 12). 
duction of larger  crystals has been hampered by a severe polynucleation 
apparently caused by uncontrolled impurities. 
beryllium requires special precautionary measures  which present another 
The largest  Be0  single crystals 
P ro -  
The extreme toxicity of 
-2 -  
problem. 
$1000 per gram. 
usefulness of B e 0  a s  a substrate material. 
The price for larger  pieces of single crystal  Be0  i s  about 
These factors have at least  temporarily limited the 
The pyrolysis of SiH4 for the epitaxial deposition of device quality 
silicon on silicon carbide was reported by Tallman et a1 (Ref. 13). How- 
ever,  S i c  is not a good electrical  insulator, and it is difficult to  machine 
and thus has limited usefulness a s  a substrate material. 
The material which so far has attracted the most attention i s  single 
crystal  corundum (+A1 0 ) or ,  by i ts  engineering name, sapphire. 
mater ia l  has proven useful for silicon deposition for several  reasons: 
This 2 3  
1. Compatibility of its thermal expansion coefficient 
with that of silicon. 
2. Good insulating properties, 
3. Chemical stability in hydrogen or in an inert  gas 
atmosphere at the silicon growth temperature. 
There i s  no structural  match between sapphire and silicon, but this 
apparently does not hinder epitaxial growth. 
Successful epitaxial deposition of device quality silicon on this 
substrate material  was f i r s t  reported by Manasevit and Simpson (Ref. 14, 
15) in 1963 and 1964. A selection of papers which other research  groups 
have presented in  the following years  i s  given in References 16 through 26. 
C. EXPERIMENTAL 
As already pointed out in the previous Final Report (Ref. l o ) ,  
silicon halides seem to be inadequate for the thin-film growth of silicon 
on sapphire substrates because of a high temperature reaction between 
the halide vapor and the substrate, 
contract, therefore, were made with silane pyrolysis. 
mixture was  used in an open tube system similar to  that described by 
Mueller and Robinson (Ref, 16, 22). A diagram of the system i s  presented 
in the Figure 1 
All  the samples prepared for this 
The silane-hydrogen 
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EXHAUST11 1 1  
Figure 1. Silicon thin-film deposition apparatus 
The silane, diluted with hydrogen, was  furnished byThe Matheson Company 
in  a s teel  tank, together with the following analysis (values are in volume 
percent) : 
silane 
disilane less than 
NZ less than 
c02 
H2 
14, 6 
0.020 
9.1 ppm 
0.0004 
balance 
The pressure  of the tank was about 100 atmospheres. 
ars ine (ASH.$ could be fed into the system for n-type doping as indicated 
in  the Figure 1 .  A tank of hydrogen-diluted diborane (B2H6) was provided 
as p-type dopant. However, this gas was  used only infrequently, because 
Hydrogen-diluted 
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the silicon films usually were found to  be of p-type conductivity when no 
dopant was intentionally added during growth. Nitrogen was used a s  the 
purging gas. 
before entering the system. 
growth of silicon nitride films. 
in  a vertical  quartz reactor  tube with an internal diameter of 7.5 cm. 
round silicon carbide-coated susceptor measured 5.4 cm across. 
water-cooled coil around the reactor tube was connected to a 10 kW 
r-f  generator of 450 kHz. 
a preheater furnace was installed for the purpose of purifying the hydrogen- 
silane gas mixture, 
be deposited as silicon oxides and nitrides, thus reducing the contamination 
level of the hydrogen, 
The hydrogen passed through a Deoxo Dual Puredryer 
A tank of ammonia was provided for the 
The silicon depositions were performed 
The 
The 
Between the flowmeter panel and the reactor ,  
It was hoped that t races  of oxygen and nitrogen could 
The sapphire substrates were bought f rom several  suppliers. 
diameter of the wafers was  between 1 3  and 16 mm, and the thickness 
0.38 mrn. All the substrates which were used for device fabrication were 
of (OlT2) orientation. This plane was  suggested by Manasevit, Miller, 
Morritz, and Nolder (Ref, l?), and by Larssen  (Ref. 24). The notation 
r e fe r s  to the structural  unit with the c/a ratio of 2 . 7 3 ,  described in 
detail by Kronberg (Ref. 27). 
oriented substrates,  but no devices w e r e  fabricated. 
The 
Some runs were also performed with (0001) 
The sapphire wafers were bought with a fine polish, applied by 
the supplier. The mechanical finish of the substrates is very important. 
Growth of a silicon layer on a poorly polished substrate often takes place 
preferentially along scratches. In fact, one of the best tes ts  for the 
quality of a finished sapphire surface i s  the uniformity of a 2000g thick 
silicon film. Uniform silicon film growth requires  sapphire substrates 
with the highest polish commercially available. 
A certain number of specimens received an additional surface 
treatment. 
company, a procedure which removed 25 to 50 pm of material. 
other wafers were etch-polished for more  than 400 hours on a wheel 
covered with paper which was soaked in KOH solution. 
did not receive an etch treatment. 
Some were etch-polished with a silica s lur ry  by an outside 
Some 
I 
The other samples 
Pr ior  to the silicon deposition, all 
-5-  
specimens were cleaned with methanol in an ultrasonic bath, boiled in  
HC1, and then annealed in the reactor for 5 hours in a hydrogen atmosphere 
at 1300OC (temperature indicated by optical pyrometer). 
mechanically polished sapphire surface in hydrogen results in an improve- 
ment in the single-crystal surface, 
patterns, as WRS pointed out by Robinson and Mueller (Ref. 22) who stated 
that the original ring-type Laue pattern changed to a single-crystal pattern 
with Kikuchi lines,, 
either by a thermal etching or by some surface rearrangement or by some 
combination of these two processes. 
deposited on prefired sapphire substrates. 
Heating of a 
This can be shown by electron diffraction 
This significant change in surface structure occurs 
The best silicon films usually are 
D. RESULTS 
A ser ies  of 14 wafers was used for four runs (408 to 41 1) where the 
only parameter change from run to  run was  the susceptor temperature 
ranging f rom 1000°C to 115OOC (indicated by pyrometer). Table 1 i s  a 
compilation of the results of this investigation. 
as designated with "ep", were etch-polished for 80 hours with KOH, all 
Some of the specimens, 
others were only mechanically polished, 
for all runs. 
The reaction time was 30 min. 
The thickness of the deposits ranged f rom 3.9 to  6.0 pm. 
The value of the Hall mobility at room temperature has been used 
to determine the layer perfection. 
was performed on 2500 and 100 pm wide silicon s t r ips  which were etched 
out after a standard wax evaporation through metal  masks. Photographs 
of the Hall samples are presented in Figures 2 and 3. The 100 pm mask  
The investigation of the Hall effect 
was  designed such that it could be used on a previously etched 2500 pm 
wide sample. In this way, the ca r r i e r  mobility could be determined on 
the same specimen, f i r s t  with a 2500 and then with a 100 pm wide strip. 
The resistivity ranged from 160 to 0.09 n - c m ,  the lower pedestal 
temperature resulting in the higher resistivity. The concentration of the 
ca r r i e r s ,  which were all p-type, was found to be about 10 cm for the 
1000°C specimens and higher than 10 
2 at 115OoC, 
were compared with the values given by Morin and Maita (Ref, 28) 
15 - 3  
17 -3  cm for those which were prepared 
The mobility values ranged from 41 to  227 cm /Vsec. They 
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Table I, Results of Hall effect and X-ray diffraction measurements 
on p-type silicon-on- sapphire films 
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1 c m  
I I 
Figure 2. Strip of silicon fi lm 2500 pm wide for Hall 
effect measurements . 
1 cm 
I I 
Figure 3. Str ip  of silicon f i lm 2500 pm wide for Hall 
effect measurements. 
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for single crystal  p-type silicon with the same resistivity. 
of the experimentally determined mobility values for silicon-on- sapphire 
samples to the mobility values of single crystal  bulk silicon with the 
same resist ivity can be used to a s ses  the quality of the thin-film 
specimens. 
The quality factors ranged from 1270 to 9970 for the 14 specimens. 
Figure 4, the averaged values of the quality factor a r e  plotted a s  a 
The rat io  
This procedure was  used by Robinson and Mueller (Ref. 22). 
In 
function of the uncorrected deposition temperature.  
I I b I I 
0 -  
- 
- 
- 
0 
0 
0 
0.2 - / 
- 
I I I I 
1150 
01 
1000 1050 I100 
UNCORRECTED DEPOSITION TEMPERATURE , O c  
0.1 1 
Figure 4. Hall mobility of 14 p-type specimens in  
relation to  the mobility of single crystal  
silicon with the same resistivity. 
values are plotted a s  a function of the 
uncorrected deposition temperature. 
The 
The curve has a maximum for the specimens prepared at 1050Owhere 
the mobility values reach  almost 10070 of the respective single crystal  
value s . 
The mobility values, determined with the 100 pm wide silicon 
strip,  a r e  compared in  Table 1 with those values which were obtained 
with the standard 2500 pm configuration. The rat io  of the mobilities 
-9 - 
sca t te rs  in a rather  random manner between 0.81 and 1.53. 
that there  exists no significant difference between the mobility measured 
on a 2500 and on a 100 pm wide sample. The statist ical  deviations pro- 
bably have to  be attributed to  random e r r o r s  in the apparatus as well a s  
to i r regular i t ies  in  the geometrical shape of the 100 pm wide strip. 
This indicates 
The las t  columns in Table 1 refer  to resul ts  which w e r e  obtained 
by means of X-ray diffraction. 
Norelco Geiger Mi'lller counter wide angle X-ray diffractometer with 
a copper tube. The recordings showed the silicon reflections together 
with the (OlY2) peak of cu-A1203 and the higher order  reflections of the 
(Ol i2)  peak, The numbers in the table a r e  peak heights in mill imeters 
as they appeared on the chart. 
used. 
was calculated for a value of 64. 
char t ,  its magnitude was estimated. 
The investigation was made with a 
In most cases ,  a scale factor of 64 was 
Whenever a lower factor was employed, the intensity of the peaks 
When a peak exceeded the range of the 
The recordings of some of the specimens did not show any peaks 
at all  when the substrate was clamped to the sample holder reference 
plane of the goniometer in the usual way. Neither the silicon nor the 
corundum reflections appeared, 
silicon peaks but none of the substrate. Since the counter tube can pick 
up diffracted energy only when a crystallographic plane of the specimen 
i s  in a position parallel  to the reference plane of the sample holder, the 
complete lack of the corundum peaks is  evidence of a crystallographic 
misorientation of the substrate surface. 
up by the counter tube only when the substrate wafer is cut in such a way 
that the (0112) plane makes an angle of smaller than one degree with the 
surface, 
the substrate wil l  appear. 
depending on the film structure. 
small  misorientation of the substrate,  a special sample holder was  used. 
With this sample holder, the wafer could be rotated around the normal 
axis of the surface and the wafer could be tilted. 
Two positions of the wafe r s  w e r e  of interest. 
Some other specimens yielded only 
The ( O l i 2 )  peak can be picked 
Whenever this angle i s  l a rger ,  it is unlikely that peaks from 
However , silicon reflections may appear , 
In order to account for any possible 
In the aligned position 
"a" in Table 1, the goniometer was put in the 28 angle for the ( O l i 2 )  
-10 - 
reflection, then the sample was rotated and tilted until maximum output 
of the counter was observed. The sample was left in  this position while 
the scanning was made. In the '?na" position, the sample was  placed 
with its surface as close to the reference plane of the goniometer as 
possible, but now for minimum output of the counter with the goniometer 
at the same 29 angle. 
When the substrate was in the I t a f f  position, those specimens which 
were deposited at 1000° and 105OOC showed essentially only the (400) 
silicon peak. 
a-A1 0 2 3  
the nickel-filter, because of the high intensity of i ts  KCY partner. 
Kp peak coincides with the (220) silicon reflection. 
tensity of a possible (220) silicon peak was sometimes questionable. 
1100 and 1150OC samples gave quite a different piicture. 
well as in the %af' position the (111) silicon peak was very  strong. Besides 
this  peak, other silicon reflections appeared, making the recording similar 
to a silicon powder pattern. The height of the (111) peak, relative to the 
The (111) and (311) did not appear. The copper KB (OlT2) 
reflection could not be suppressed completely, not even with 
The 
Therefore, the in- 
The 
In the "a" as 
other silicon peaks, was  generally la rger  in the aligned position than in 
the unaligned position. In the last line of Table 1, the intensities of the 
silicon powder pattern a r e  given for a comparison. A selection of the 
X-ray diffraction recordings i s  illustrated in Figure 5. 
Seven wafers were etch-polished with KOH solution for more than 
400 hours. 
untreated wafers f rom the same shipment. 
etch-polished samples did not reveal an improvement in comparison with 
the untreated samples. 
These wafers were used for silicon deposition together with 
Mobility measurements on the 
The preheater furnace, shown in Figure 1, was  used in  some runs. 
It was  found somewhat difficult to establish unambiguously the effectiveness 
of this installation. 
silicon film in the main reactor was influenced severely by the temperature 
of the preheater. A considerable quantity of silane can be decomposed in  
the preheater thus lowering the concentration of silane available for silicon 
deposition in the reactor.  
very much upon the growth ra te ,  more  investigation wil l  be required to 
The reason for this  was that the growth r a t e  of the 
Since the quality of the silicon fi lms can depend 
-11- 
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find whether an improvement in  film structure was caused by a more 
favorable growth ra te  or  by a possible purification action in the preheater. 
Preliminary runs do not rule out the possibility that the quality of the 
silicon deposits can be somewhat improved by the presence of the preheater. 
E. DISCUSSION 
~ 
The diffractometer recordings of the specimens which w e r e  pre- 
pared at 1000° and 105OOC showed essentially only the (400) peak of silicon 
in  the aligned position and no reflection at all when the specimen was 
tilted slightly out of alignment. 
indicate a layer with a very high degree of orientation. The silicon is 
oriented such that the (001) direction is parallel  to the (Olf2)  direction 
of the sapphire substrate. An epitaxial relationship of this kind was  shown 
by Manasevit et a1 (Ref. 17) who reported (100) silicon to be parallel  t o  
(1?02) sapphire. It should be noted here that the (OlTz), (lTO2) and (TO12) 
indices of sapphire describe planes which are equivalent, 
the notation (Ol i2 )  was used in order  to be consistent with the ASTM X-ray 
powder data card file, where the principal reflection for a-A1 0 was named 
(012) on the card No. 10-173. (This card replaced No. 5-0712 where the 
( 102) was listed. ) 
These types of diffractometer recordings 
In this report  
2’ 3 
The (OlT2) plane of a-A1 0 has a four-fold symmetry. This is 2 3  
the reason why the (001) plane of silicon grows epitaxially on that plane. 
The lattice misfit of s ix  percent per ailicon unit mesh (Ref. 24) i s  no 
obstacle for an epitaxial growth. 
According to the goniometer recordings, the samples prepared at 
1100O and 1150OC do not have the same structure as the samples prepared 
at lower temperatures.  
but some par ts  of the layer a r e  randomly oriented, since a powder pattern 
appears when the specimen is not aligned. Apparently the (111) plane, 
which is the most dehsely populated plane of the silicon lattice, has a 
tendency to  orient itself to  the flat substrate at higher temperatures,  
regardless  of the s t ructure  of the substrate. 
be in  contradiction to  the behavior of other epitaxial systems. 
perfection of an epitaxial layer,  deposited on a single crystal  substrate, 
Pr imari ly ,  the silicon film has an (1 11) orientation, 
This conclusion seems to 
The structustl 
- 1 3 -  
usually depends mainly upon the deposition temperature. The general 
rule is that the crystallinity of the layer is improved by increasing the 
deposition temperature leaving other parameters  constant. 
temperatures,  a deposited layer often is either amorphous o r  it is poly- 
crystalline with a small crystallite size. 
will increase the size of the crystallites. 
above the so-called epitaxial temperature,  a single crystal  layer is 
formed. The epitaxial temperature is a function of the growth rate. 
At higher growth ra tes ,  the epitaxial temperature is increased. This 
interdependence between temperature,  growth rate, and crystallinity 
seems to  be applicable for homoepitaxial as well as for heteroepitaxial 
systems. 
At low 
An increase in temperature 
When the substrate is heated 
Theuerer (Ref. 29) investigated the silicon deposition on a silicon 
At a substrate temperature of substrate with the decomposition of SiC14. 
895'C, he found the deposit to  consist of gray, polycrystalline silicon, but 
at higher temperatures a perfect single crystal  silicon layer was obtained. 
Similar resul ts  were obtained by Bylander (Ref. 30) who observed a 
silicon whisker growth at about 900' and a mirror- l ike surface of the 
layers  at temperatures which were some hundred degrees higher. 
An example of the heteroepitaxial growth was given by Krikorian 
and Sneed (Ref. 31) who evaporated germanium onto CaF substrates. At 
constant growth rates, the structure of the germanium film undergoes two 
transitions when the temperature is increased, first f rom amorphous to  
polycrystalline and then from polycrystalline to  monocrystalline , 
2 
This growth rate-temperature law seems to be applicable no matter 
whether vapor phase transportation, sputtering, or  evaporation in vacuo 
is employed. The use of an  inert  carrier gas with its impurities might 
interfere with the layer growth but, generally, the growth rate law will 
not be affected. 
molecules and this increases the rate  at which adsorbed atoms enter 
Higher temperatures increase the mobility of adsorbed 
ordered positions. 
rate, epitaxial growth can be achieved. 
As long as this rate is not lower than the adsorption 
The general  rule  for epitaxial growth, of course,  is applicable 
only in the absence of a chemical reaction between the substrate and the 
- 14- 
deposited material. 
reaction (Ref. 7) 
This is not the case for silicon and sapphire. The 
2Si t A1203 +2SiO(g) t A120(g) 
has an equilibrium at l l O O o  which is weighted toward the left side. 
even at this temperature,  it can be shifted to  the right when the S i 0  
evaporates. This chemical reaction, which takes place between the 
adsorbed silicon molecules and the substrate, is an obstacle to the growth 
of a well oriented epitaxial film. 
is accelerated and the likelihood of the formation of an epitaxial layer is 
further decreased, although the higher mobility of the silicon molecules on 
the substrate surface would actually favor the oriented growth. At temper- 
However, 
With increasing temperature,  the reaction 
. atures around 14OO0C, the reaction can be so intense that silicon, fed into 
the reactor in the fo rm of silane, can be used to  etch the  sapphire at a 
rate  of 0. 5 ym/min (Ref. 32). Since the effectiveness of this etching process 
is enhanced by higher temperatures,  a certain temperature range exists 
where optimum epitaxial growth can be expected. 
Besides the reaction between silicon and sapphire, another mechanism 
has to  be considered which can influence the structure of the epitaxial film. 
The silane-hydrogen mixture is unstable at higher temperatures. 
vicinity of a heated surface, a gas phase decomposition can occur where a 
fine powder of amorphous silicon is formed (Ref. 33). 
particles can reach the substrate by diffusion and a r e  incorporated into 
the growing silicon layer,  the deposit w i l l  exhibit a high defect concentration 
o r  it might even become polycrystalline. 
reaction and with it the concentration of defects in the silicon film is increased 
with a higher susceptor temperature,  with a higher concentration of silane, 
and with lower flow rates. 
quantity of silane to  be decomposed, the concentration of silane in the reactor 
w a s  unknown in all those experiments where the preheater furnace was used, 
Fo r  this reason, it was not possible to  compare the obtained results with 
data f rom the literature. 
In the 
When the powder 
The intensity of the gas phase 
Since the preheater furnace causes a large 
The gas phase reaction as well as the reaction of silicon with sapphire 
are  enhanced with increasing temperature. 
"epitaxial temperature law" which increases the structural  perfection with 
Both reactions work against the 
-15- 
increasing temperature,  
to draw a final conclusion a s  to  what  primarily affects the film structure 
at the higher side of the employed temperature range. 
The data we  obtained so far are not yet sufficient 
The influence of t h e  deposition parameters  upon the film quality 
can be monitored by means of Hall effect measurements, The mobility 
values are a very sensitive indicator of the structural  perfection of the  
silicon films. 
substrate,  the interpretation of the measured values is easier  in comparison 
with silicon films on a silicon substrate. 
to  ambiguities when the electrical  properties of an epitaxial layer are 
investigated, Robinson and Mueller (Ref. 22) have reported mobility values 
for  p- and n-type silicon layers on sapphire substrates with several  orienta- 
tions, The hole mobilities ranged f rom 18 to  88 percent of the bulk mobility 
wi th  the  same resist ivity,  
and 55 percent of the  bulk mobility. 
Since the semiconductor is deposited on an insulating 
A conductive substrate might lead 
The n-type values w e r e  found to be between 10 
The relative mobility values of our samples are plotted in Figure 4, 
They show the silicon to  attain a maximum structural  perfection with a 
growth temperature of 1O5O0C, which is  in accordance wi th  the resul t  of 
the  X-ray diffraction investigation. 
higher temperatures,  reduces the mobility considerably in comparison to  
the bulk value, These findings a r e  not in agreement with Robinson and 
Mueller (Ref, 22) who reported 1100" to  11 30°C (uncorrected) as the best 
growth temperature. At lower temperatures they found a polycrystalline 
growth and at PO00"C a black, loosely packed amorphous film, In making 
such a comparisonp however, one has to  take Into account the  fact that  
t h e  growth rate can have a large influence on the layer perfection, 
films grew at about 0. 15 pm/min. 
resul ts  in a poorer film. 
ra te  of the silicon film cannot be increased to  very large values. 
every mole of silane which t ravels  towards the surface and which is  
decomposed, two moles of hydrogen a r e  generated, 
flows away f rom the substrate surface, limits the number of silane molecules 
which can diffuse to  the substrate. 
The distorted structure,  obtained at 
Our 
Increasing the growth rate usually 
With t h e  employment of silane, t he  growth 
For  
The hydrogen, which 
-16 -  
Because of the lattice misfit between the (001) silicon plane and 
the (OlT2) plane of sapphire, it is not possible to  grow a silicon layer 
which is  as defect-free as an epitaxial silicon layer on a silicon substrate. 
The growth starts with the formation of individual nuclei which grow larger  
and la rger  until they finally touch each other, forming a continuous layer. 
Where the crystallites grow together, translation boundaries are formed. 
These can be considered as the origin of a defect structure, as the silicon 
film grows thicker. 
these defects can be corrected to  a certain extent. 
the specimens to  be heated to  temperatures at which a large quantity of 
aluminum diffuses f rom the substrate into the silicon. 
improves the structure but lowers the resistivity to  values in the neighbor- 
hood of 0,l S2-cm. 
scattering centers which can influence the  carrier mobility, provided the 
free path length of the c a r r i e r s  is larger  than the diameter of the areas 
between the translation boundaries. 
and 100 pm wide silicon s t r ips  were found to be essentially the same for all 
deposition temperatures. Therefore, it can be assumed that the dimensions 
of the coherent ranges between the translation boundaries are w e l l  below 
the  100 pm of the investigated silicon strips. 
By means of an  annealing o r  recrystallization process,  
However, this requires 
The annealing 
Defects caused by the translation boundaries act as 
The mobility values obtained on 2500 
The relative mobility values for n-type silicon films generally are  
lower than those for p-type. 
10 percent for an  n-type silicon film on a 0' oriented substrate and 45 to 55 
percent on a (lT02) oriented substrate. Our runs yielded n-type specimens 
which were typically between 0.04 and 0. 12 Q-cm, with relative mobility 
values between 10 and 50 percent. 
we have measured was 420 cm /Vsec. 
0.13 S2-em and the carrier concentration about 10 
Robinson and Mueller (Ref. 22) reported 
The highest absolute mobility value 
2 The resistivity of this sample was 
17 -3  
/cm 
When intentional doping is  not applied, the silicon films grow p-type. 
This p-type impurity has been identified as aluminum (Ref. 23). 
n-type films, the addition of an  n-type impurity (arsenic) will compensate 
for the p-type impurity and render  the film n-type. 
additional scattering centers which reduce the mobility considerably. 
To obtain 
This procedure introduces 
-17- 
I1 . DEVICE THEORY 
The theory of a space-charge-limited dielectric triode was  derived 
by Wright (Ref. 34) and discussed in the application for a dielectric triode 
(Ref. 35). The theoretical current-voltage characterist ics a r e  represented 
by: 
where the amplification factor, 
of the device by: 
2 ?) 
my is related to the geometrical parameters 
Space-charge-limited currents were included in a theory of the insulated- 
gate field-effect t ransis tor  by Geurst (Ref. 36), who also pointed out that 
the space-charge-limited current between two knife-like contacts i s  given 
by: 
Equation (3) was further founded theoretically and discussed with respect 
to  space-charge-limited currents in thin semiconductor layers (Ref. 37). 
The relation of I proportional to L 
to L-3 a s  predicted by the Mott-Gurney relation: 
-2 instead of the relation of I proportional 
PnC s ‘oA 2 
I =@) L3 vD 
was  experimentally reported to  exist by Polke, Stuke and Vinaricky 
(Ref. 38) on thin layers  of crystalline S e .  
The theory of the surface gate dielectric triode was  developed by 
Rittner and Neumark (Ref. 39) as an extension of the theoretical work by 
Geurst (Refs. 36, 37) and predicts triode-like characterist ics with voltage- 
current characterist ics of: 
-18- 
This equation is valid for mo>> 1 and the amplification factor at cut-off for 
a finite source and drain electrode thickness (r  in  the analytical theory) 
was given as:  
m 0 = 1/2 [exp. ( n L / 2 h ~  [ln(4h/-;1 -1 ( 6) 
and the pinch-off potential, Vo, per unit width, W, was defined by: 
qNoLh 
v =  0 Z E S E O  ( 7) 
It should be pointed out that both of the SCL-triode theories apply 
to t rue dielectric triodes, where the electron injecting contact is an ohmic, 
metallic contact to the high resistivity semiconductor and the gate covers 
completely the source to drain gap. 
silicon-on- sapphire structure,  however, contains pn-junctions of finite 
c ross  section for source and drain contacts and due to  charge accumulation 
or depletion, the boundary at the electron injecting source pn-junction i s  
not fixed and is moving with respect to applied gate potentials. 
the differences in the geometrical models of Wright (Ref, 34) and Rittner 
and Neumark (Ref. 39) in comparison to  the structure of the silicon-on-sapphire 
SCL-triode (Ref. 40), reasonable assumptions have been made to allow a 
comparison of both theories with the experimental voltage-current character-  
ist ics of SCL-triodes under investigation. 
The lateral  thin-film SCL-triode in 
In spite of 
-19- 
111 * DEVICE DESIGN ANI) FABRICATION 
A. MASK DESIGN 
Figure 6 shows the basic set  of masks used to  fabricate t h e  space- 
charge-limited triodes,  
Corporation in Van Nuys, California and were received on September 21, 
1966. 
December 1 6  and designated No, 8) which leE% a wider bridge t o  %he gate 
contact pad. Mask No. 3, which removes the oxide only over that portion 
of the Channel which is t o  be covered by the gats, w a s  la ter  replaced b y  
another mask  (designated No,, 7) which removed the oxide over the ent i re  
channel, Mask No, 7 was used only once, af ter  which it was decided to  
s t r ip  ail the oxide f rom the wafer at this point, 
The masks were fabifcafed by Electro-Mask 
Mask No. 5 w a s  later replaced by another mask  (received on 
Mask No. 6 was  designed to  remove $he oxide layer between the 
edge of the gate and the drain pn-junction and thus eliminate the formation 
of a "floating" channel when khe device 4s exposad to  bnizing radiation. 
Figure ? shows Loth the standard s t ructure  and the radiation-hardened 
design of a space-eha,rgeclimited triode, 
A l / 2  inch diameter sapphire substrate with approximately 300 
isolated SCLhtriodes is shown in Figure 8, 
50 mils x, ?O mils with 10 t r iodes of various geometries, 
separated f rom the master w a f e r  by  diamond scribing. 
AXSO shown is a sapphire chip 
This chip was 
Of the 10 t r iodes on a chip, five have a channel width of 5 mils, and 
Only the la rger  devices the other five have a channel width of 25 mils, 
(those with the 25 mil channel width) were w e d  for  the work done on this 
contract 
LD The nominal dimensions of the five devices are given belowa 
is the source-drain distance, and LG is the length of the channel which 
is covered by the gate, 
Device LG 
5, op 
2.5p 
5' op 
3. OF 
3, 011, 
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The values given for LD and LG are those whi would be obtained 
with no lateral spreading of the diffusion. 
on the finished devices are generally less  than this,  depending on the diffusion 
cycle used and on the quality of the silicon film (see discussion in Part E 
of this Section). can also be affected by e r r o r s  in 
mask alignment. 
The actual values of LD and LG 
The actual value of L G 
B. SILICON PROCESSING 
The starting material for the SCL-triodes is normally 2 t o  20 S2-cm 
p-type silicon on a half-inch diameter sapphire substrate. 
t h e  epitaxial silicon is described in  Section I of this Report,) The silicon 
i s  always mechanically polished to  the desired thickness (-2p) before 
being used for device fabrication. 
{The growth of 
1. Isolation Mask (Mask No. l), This mask is used to  
obtain complete isolation of each device from all 
other devices. After standard masking procedures, 
the excess silicon is  etched away with a combination 
of HF, HN03, and acetic acid in such a way a s  to  
obtain a tapered edge (rounded corners)  on the 
silicon islands, 
masking techniques and the etchant used. 
etching, the photogrehist' is stripped with hot 
H2S04 and HN03* 
2, Clean in deionized water. 
3. Grow 5000A of S i02  - 5 minutes dry, 50 minutes wet, 
15 minutes d ry  at 115O0CO 
of steam, introduced into the quartz tube at about 
1 atmosphere pressure.  
This taper is a result  of combined 
After 
The wet cycle consists 
4. Source-Drain Mask (Mask No. 2). Standard 
photolithographic techniques used to  open 
windows in the oxide for source-drain diffusion. 
Clean in hot H2S04, HN03' and deionized water, 
then r inse  to  purity (using pH meter) in  running 
deionized water 
5. 
- 24- 
6, 
7. 
8. 
90 
10. 
11. 
12. 
13, 
14. 
15. 
16. 
Source-drain deposit, POC13 at 93OoC, 3 minutes 
dry,  10 minutes wet, 3 minutes d ry  - resultant 
surface concentration 5 x 1 0 ~ ~ / ~ ~  
Source-drain drive, 2 microns deep, 35 minutes 
wet, 10 minutes dry  at 11 5OoC, 
Oxide Removal Mask (Mask No. 3 o r  No, 7). 
Standard photolithographic techniques used to  
remove the oxide over the channel, Alternatively, 
all the oxide on the wafer can be removed. 
Grow gate oxide - 10 minutes wet, 10 minutes 
d ry  at 1025°C. 
Apply P205 glass layer - P0Cl3  for 15 minutes 
at 9 30°C. 
Clean in hot deionized w a t e r  to  remove excess 
phosphorus, 
Contact Mask (Mask No. 49, Standard photo- 
lithographic techniques used to  open windows 
in the oxide for the source and drain contacts, 
Clean in running deionized water a minimum of 
P O  minutes, and blow dry  with nitrogen jet, 
Evaporate aluminurn, 4000 to  6000a, 
diffusion-pumped vacuum system with liquid 
nitrogen cold t r a p  and a pressure  of about 
1 x 10 mm Hg. Ion bombardment used for 20 
minutes pr ior  to  evaporation of aluminum, 
Contact Pattern Mask (Mask No, 5 o r  No, 8). 
Standard photolithogr aphic technique s used 
off undesired aluminum. 
Alloy aluminum -546°C for B O  minutes. 
3 
Done in 
- 6  
Strip 
c o  DISCUSSION O F  PROCESSING PROBLEMS 
The processing of silicon-on- sapphire field-effect devices leads 
to  difficulties which a r e  not normally encountered in the fabrication of 
such devices on bulk silicon. 
of the silicon, 
The main difficulty arises f rom the quality 
Although some of the silicon films have essentially bulk 
-25- 
mobilities, they are in  general far f rom being single crystals. 
structural  defects in  the film may cause irregularit ies in the diffusion 
process,  so that the diffusions may go deeper than intended, A very 
large number of source-drain shorts have indeed been observed on the 
devices fabricated for this contract. 
part  of this Report. 
The 
This problem is discussed in  another 
Another difficulty is due to  the fact that the sapphire is not an inert  
substrate at elevated temperatures,  At elevated temperatures,  it appears 
that aluminum diffuses out of the sapphire and into the silicon (Ref. 23). 
Films which are grown at higher temperatures ( e e  go 115OOC) tend to  be 
low resistivity p-type, while films grown at lower temperatures are 
somewhat higher in  resistivity. Also, heat treatments in hydrogen at 
1000 - 1 2 O O O C  produce a decrease in resistivity of the p-type silicon films. 
It was therefore assumed that the resistivity of the silicon should decrease 
during the processing of the SCL-triodes. 
In order t o  obtain a measure of the change in  resistivity during 
processing, two silicon-on-sapphire samples of known resistivity were 
oxidized and their resist ivit ies measured again after removing the oxide, 
Contrary to  what was expected, the resistivity of the first sample increased 
f rom 5.4 52-cm to  11,l SE-cm, and that of the second from 4.86 52-cm to  
12. 1 S1-cm. 
was 19.4 52-cm. 
minutes wet ,  and 25 minutes dry  at 1150°C, and the resultant oxide thickness 
was about 8000A 
actual processing of the SCLtr iodes.  
The first sample was then re-oxidized, after which the resistivity 
In each case,  the oxidation cycle was 5 minutes dry,  85 
This oxidation cycle closely simulates that used in the 
Since this result  could be explained simply by a decrease in  mobility 
with no change in carrier concentration, the experiment was repeated on 
two Hall samples so that both p and p could be measured, 
2 Sample p(S12-cm) p(cm /Vsec) 
Before After Before After 
S-469B 1.98 7. 6 175 148 
S-469A 5 * 4  27.3 151 95 
-26- 
The resul ts  do indeed show a decrease in  mobility, but the change 
in  p is mainly due to  a decrease in c a r r i e r  concentration. It i s  known 
(Refs. 41, 42) that p-type dopants a r e  strongly depleted f rom an oxidized 
silicon surface. 
to  the thickness of the silicon fi lms used in  this  experiment,.,^^ that a 
large decrease in the concentration of the aluminum acceptor atoms results.  
This seems to be the most reasonable explanation for  the observed changes 
in resistivity. 
The depth to which the depletion extends can be comparable 
Another potential problem a r e a  is the formation of surface states 
at the silicon-sapphire interface, as reported by Heiman (Ref. 43). 
depletion-mode devices, these surface states can prevent complete pinch- 
off f rom occurring. 
states during heating in hydrogen, and acceptor states during heating in 
dry oxygen. 
In 
Hsiman has observed the formation of donor surface 
D. SUMMARY O F  LOTS FABRICATED 
The total number of lots processed during the period of this contract 
In general, the lots NAS-5 through NAS-9 was  15, starting with lot NAS-5. 
yielded very few operable devices due to problems in  etching and mask 
design. 
delivery of the new se r i e s  (81172). 
The old masks (Series 4565 and 81113) were used while awaiting 
Lots NAS-6 and NAS-8 yielded a few good triode units which were 
Lots NAS-5, -7  and -9 (none of mounted and bonded for measurements. 
which yielded any devices) were used to evaluate various types of deposited 
gate insulators. 
NAS-10, started 9-19-66: 4 wafers, using mask  set  81172 which 
is shown in Figure 6. 
but the run  was  split into two lots to  t r y  to determine the feasibility of 
applying the isolation etching before and after the diffusion step. 
was  diffused f i r s t  and then isolated, whereas 1OB was  isolated f i r s t  and then 
diffused. Lot 10B was damaged at the contact mask step by extreme under- 
cutting. 
mounted for measurements. 
a higher surface concentration ( ~ 7  x 1019cm 
Normal diffusion and oxidation cycles were used 
NAS-1OA 
Lot 10A finished processing on 10-24-66 and units were diced and 
NAS-11, started 10-11-66: 3 wafers, using mask  set  81172 and 
- 3  ) for the source-drain 
-27- 
diffusion. One wafer was separated for testing isolation versus  diffusion 
a s  in lot 10. NAS-11A, 2 wafers, diffusion as f i r s t  step, had bad under- 
cutting at  the contact mask step but some of the devices survived the alloying 
and were mounted. 
Two attempts were made to salvage this lot but were unsuccessful. 
NAS-11B w a s  destroyed at the contact mask step again. 
NAS-12, started 10-15-66: 2 wafers with boron diffusion (p-channel 
devices) using mask set  81113 from the previous contract NAS 12-5, with 
LD f rom 10 to 25 pm. 
special gate insulation. 
but the undercutting problem occurred at the contact mask step again. 
units were shorted because the wrong mask numbers were specified on 
the processing sheet. 
One wafer sent to Malibu (Me Braunstein) for 
The remaining wafer was  processed normally 
All 
NAS-13, started 11-23-66: 2 wafers with a higher surface concen- 
tration for the source-drain diffusion. 
( =4 x 1019cm-3) was not as  high as NAS-11. 
bridging of the silicon step (no. 8) was used for the aluminum electrodes. 
One w a f e r  was badly undercut and all units were shorted (gate-to-source 
and gate-to-drain). 
after contact masking, so it was reworked, but without success. 
Specified surface concentration 
The mask with the wider 
The other wafer showed extremely severe undercutting 
NAS-14, started 11-28-66: 2 wafers, a repeat of lot NAS-12 
(p-channel devices) with the correct mask numbers specified on the pro- 
cessing sheet. 
processing. 
showed micr oplas mas. 
a normal source-drain diffusion (M 2 x 1019cm-3)0 
was rejected after source-drain diffusion because of poor Si characterist ics 
(gross crystalline imperfections). 
processing with the gate oxide having been re-grown twice (second time 
after removing all oxide on wafer), 
The new mask (81172-8) was used for aluminum electrodes, 
The wafer with the thermally grown oxide completed 
Some good devices were found on this wafer. Some devices 
NAS-15, started 12-2-66: 3 wafers using mask ser ies  81172 and 
One wafer (S-297D) 
The remaining 2 wafers completed 
Both wafers yielded some good units. 
NAS-16, started 12-19-66: 2 wafers, mask ser ies  81172 and 
normal source-drain diffusion. 
the a r e a  for the gate oxide growth. 
The new mask 81172-7 was  used to open 
Some undercutting occurred on one 
-28- 
wafer  and both were re-worked by stripping all  oxide off before growing 
gate oxide. 
cur r ent s . 
Both wafers were rejected due to gate shorts and high leakage 
NAS-17, started 1-20-67; 2 wafers, mask  ser ies  81172 and source- 
19 3 drain diffusion surface concentration of M 5 x 10 
removed prior to  gate oxide growth. 
used for the aluminum electrodes to determine if the tapering of the edges 
of the silicon islands was a s  good as it looked. The devices worked and a 
fair yield f rom both wafers was realized. 
bonded. 
/cm . All oxide was  
The original mask (81172-5) was 
Devices were mounted and 
NAS-18: By mistake, no wafers were processed using this lot 
number. 
NAS-19, started 2-22-67: 2 wafers, mask ser ies  81172, diffusion 
19 3 /cm . All oxide was removed prior to gate growth concentration M 5 x 10 
and mask No. 8 was  used for aluminum electrodes. 
any good devices - all had high leakage currents or leaky gate insulation. 
concentration 5 x 10 /cm . The processing was essentially the same a s  
for NAS-19. 
oxide on wafer S-421D exhibited a low breakdown voltage. 
mounted and bonded. 
Neither wafer yielded 
NAS-20, started 2-23-67: 2 wafers, mask ser ies  81172 and diffusion 
19 3 
Both wafers yielded some good devices although the gate 
Devices were 
E. DISCUSSION O F  YIELD 
As may be gathered f rom the preceding section, the yield from the 
15 lots processed under this contract was very low. 
were a complete loss ,  and only a few had a reasonable number of good 
devices. 
contract period was  about 50, with only about 10 of them having geometries 
4 or 5. 
Many of the w a f e r s  
The total number of operable devices on hand at the end of the 
The low yield can be attributed mainly to three factors: 
1. The quality of the material  is not adequate to  achieve well- 
controlled diffusions. 
presence of a large number of source-drain shorts on devices 
1 and 2. 
This can be concluded from the 
The source-to-drain distance, LD, for these 
-29- 
geometries is nominally lop,  and so one would not ordinarily 
expect many source-drain shorts to  occur. 
fabricated from the same set  of masks on bulk silicon a s  
part  of another program exhibited very few source-drain 
shorts. The fact that the source-drain shorts occur in the 
thin-film silicon-on- sapphire but not in the single-crystal 
bulk silicon suggests that the shorts a r e  due to the structural  
imperfections in the thin-film silicon. It is speculated 
that diffusion of impurity atoms proceeds more rapidly 
through imperfections in the film (e. g. , along grain boundaries). 
Anomalously deep diffusions and i r regular  diffusion fronts 
have, in fact, been observed (Ref. 23)  in silicon-on-sapphire 
films which have not been heat-treated after growth. 
The source-drain spacing of devices 3 ,  4 and 5 was chosen 
too small. 
contract with these geometries had source-drain shorts. 
The mask  dimensions a r e  such that LD, the source-drain 
spacing, i s  6p-2D, where D i s  the la teral  diffusion depth. 
The diffusion-drive cycle chosen w a s  such a s  to give D = 2y 
in single-crystal silicon. This diiffusion depth w a s  chosen 
because the thickness of the silicon films was typically 2p, 
and it was required that the diffusion go all the way down to 
the sapphire so as to  minimize capacitances. If the la teral  
diffusion i s  the same a s  the vertical  diffusion depth, this 
D’ sets an upper limit (with the present masks) of 215. on L 
which i s  hardly sufficient. 
diffusion depth is larger  than the la teral  diffusion depth, a s  
has been reported (Ref, 44) it should be possible to obtain 
L 
to  drive the diffusion all the way to  the sapphire substrate. 
Considerable experimentation (e, g., with other types of 
gate insulator) was done on some of the lots processed ear ly  
in the contract period. 
which were later resolved. 
Indeed, devices 
2 .  
Virtually all of the devices fabricated under this 
If ,  on the other hand, the vertical  
> 2y, providing that the drive cycle is just sufficient D 
3. 
In addition, there  were etching problems 
- 30-  
As a result  of improvements in processing made during the contract period, 
the yield on the last five lots was considerably higher than on the ear l ie r  
lots. 
further improvements can be expected. 
time seems to be the s t ructural  quality of the silicon films. 
With  increased knowledge of the diffusion process in silicon-on-sapphire, 
The fundamental limitation at this 
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IV. DEVICE EVALUATJON 
A. CORRELATION BETWEEN THEORY AND EXPERIMENT 
To compare the theories of dielectric tr iodes and the space-charge- 
limited current components which are expected for the silicon-on-sapphire 
structure,  the following parameters  were used: 
(Width of device) -2 W = 6.25 x 10 cm 
LD 
h 
-4 
- 4  
= 8 x 1 0  cm 
= 2 x 1 0  cm 
(Length between source and drain) 
(t hickne s s of semiconductor) 
(thickness of insulator) 
(thickness of electrodes) 
-5 
-4 
t = 1 x 1 0  c m  
r ~ 2 x 1 0  cm 
e. c = 1/2 x lO-”F/cm 
= 1 x 10-12F/cm 
(absolute dielectric constant for Si02) 
(absolute dielectric constant for Si) 
1 0  
c s c o  CI 
= 500 cm‘/Vsec (mobility of electrons) pn 
These geometrical parameters  resemble the experimental devices 
2 used for correlation. 
tive of the present film material and w a s  confirmed by Hall Measurements. 
(See Section 11, Material Preparation,)  Figure 9 presents the voltage- 
current relation using the parameters  listed above for: 
The electron mobility of 500 cm /Vsec is representa- 
A. The space - charge -limited current relation according 
to Geurst and Equation 3. 
The space - c harge -limited current relation according 
to  Mott-Gurney and Equation 4. 
The current component at gate voltage equal to  zero  
according to  Wright and Equation 1. 
The current  component at gate voltage equal to  zero  
according to  Rittner -Neumark and Equation 5. 
B. 
C. 
D. 
One experimental point is shown in Figure 9 for SCL-triode NAS 3-7 
The actual current values for the tr iodes are 
With reasonable adjustments 
with VG = 0 at VD = 30 volts. 
confined to  the region between curve B and C. 
in LD, h and p,, the current in silicon-on-sapphire films can be expressed 
- 32- 
CURVE A 
B 
C 
0 
VOLTAGE IN VOLTS - 
THEORY 
GEURST 
MOT T- G U R N EY 
WRIGHT 
RITTNER-NEUMARK 
Figure 9: Voltage Current Characterist ics of Two-Terminal 
Devices According to Various Theories at VG = 0 
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by the Mott-Gurney relation for space-charge-limited current ins a solid. 
Since the silicon film has a length to  thickness ra t io  of 4 to 1, one would 
expect + closer approximation f rom the Geurst theory (Ref. 37) and 
curve A. 
for device NAS 3 - 7  requires  either very low mobility values, which are 
unlikely, or  L values much larger  than the actual separation of source 
and drain contact. Further  investigations are needed to clarify the applici 
ability of either Equations (3)  or  (4) to describe the zero-gate bias current 
in the silicon-on- sapphire structure. 
Adjusting p and LD in Equation (3) to  f i t  the experimental point n 
D 
Figure 10 presents computed triode characterist ics with the listed 
parameters  according to  the Wright theory and Equation (1) and the Rittner- 
Neumark theory (Ref. 39) according to  Equation (5). The magnitudes of the 
currents  and the amplification factors for both theories differ by roughly 
a factor of 4 for the identical geometry. When compared with the experi- 
mental voltage-current characterist ics of SCL-triode NAS 3 - 7 ,  which a r e  
shown in Figure 11, the Wright theory is off by a factor of 3 and the Rittner- 
Neumark theory by more than an  order of magnitude. 
amplification factor m 
very high and not realistic. 
give agreement with the experimental point at V 
values cannot explain the low amplification factor of 5 for the experimental 
triode. 
t ,  L 
In particular, the 
= 64, which was obtained from Equation (6), is 
0 
Although the Wright theory can be adjusted to  
- 0,  the geometrical G -  
To obtain m = 5 from Equation (2)  with reasonable values of h and 
would have t o  be unreasonably short, e. g. , 0.5 to  1.5 pm. D 
A reasonable agreement between theory and experiment was obtained 
by using a first order  theory which is based upon charge-control and t ransi t  
time concepts. (Ref. 10) The current-voltage relation is: 
L J 
and the arnplification,’m at cut-off is: 
0, 
2 LD 
LG 
m = l t  (-) 
0 
- 34- 
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Identical Scales: 
Horiz. VD in 5V/DIV. 
Vert. I, in 0.5 ~ A / D I V .  
Neg. Gate Voltage in 1 V /STEP 
SCL-TRIODE NAS 3-7 
VDID - CHARACTERISTIC AT 300°K AND 77OK 
WITH VG AS PARAMETER 
Figure 11 
9 36-  
The theoretical curves in Figure 12 were matched to the experi- 
mental data of Figure 11 at the operating point VD = 0 by adjusting the 
mobility value, which was  selected to equal 610 c m  /Vsec. 
recessed gate structure of the triode, 2L 
we obtain then m 
m i s  approximately 5, 
2 In the 
= LD, and from Equation (9)  
The deviation of the experimental curves f rom 
G 
= 5. F o r  the experimental triode at VD = 30 volts, 
0 
0 
t he  theoretical curves at drain voltages below 30 volts stems from a residual 
conduction current, which has disappeared at 77OK ( see  Figure 11) owing 
to  c a r r i e r  freeze-out, 
The f i rs t  order modulation effect caused by the applied t ransverse 
gate voltage in the SCL-triode i s  the charge distribution in the vicinity 
of the source pn-junction. 
the n 
decreased until at a sufficiently high negative bias the electron flow i s  
halted and the cut-off condition i s  reached. 
voltage the electrons leaving the n' source region a r e  accelerated and 
the drain current increases. This increase in current (and in turn the 
modulation efficiency of a recessed gate structure) wil l  cease when, at 
a sufficiently high positive gate voltage, the "virtual" cathode has moved 
to  the edge of the gate electrode on the side looking towards the drain pn - 
junction. 
ist ics a r e  shown in Figure 13. 
a space-charge-limited diode and the current i s  given by 
For  a negative gate voltage, electrons leaving 
t source region a r e  opposed by an electric field and the current is 
In the case of a positive gate 
t 
This effect was experimentally verified and typical device character-  
At V > > VD the triode becomes essentially G 
The envelope of the limiting current gives a square-law characterist ic 
according to Equation (1 0) Specific charge distributions for the positive and 
negative gate voltage operation of the SCL-triode a r e  schematically shown in 
Figure 14. 
plotted on conductivity paper (Teledeltos of 10 K-S2/U sheet resistivity) 
similar to the method applied by Rittner and Neumark (Ref. 39) for the 
surface gate dielectric triode. The dielectric material  of the insulated 
The equipotential lines for  the recessed gate structure were 
-37-  
-THEORY 
-0- EXPERlMENTAL POINTS 
Figure 12: F i r s t  Order Theory and Experimental Data F r o m  
Figure 9 for SCL-Triode 
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VD ID - CHARACTERISTIC OF SCL-TRIODE 
(P Silicon-on-Sapphire Structure) 
Si Film Thickness 1P 
SiOz - Gate Oxide 1000 A 
L = lop D Channel Length 
Channel Width W = 625p 
Gate Width LG = 5p 
Device NAS 4-1 
Scale s : 
Horizontal V in 1OV/DIV. D 
Vertical I in lmA/DIV. D 
Positive Gate in lV/STEP 
Figure 1 3  
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gate in the silicon-on-sapphire structure was simulated by cutting slots 
into the paper with a 4 to  1 length-to-width ratio. 
modification reduces the dc current flowing in the gate loop, 
gives the equipotential lines for a device geometry with L /h = 5 and 
h/t = 8, The drain voltage w a s  4-45 volts in  all cases. Figure 15(a) with 
VG = -1 v shows the opposing field action to electrons emanating from the 
source contact, 
condition for  electron flow,, 
VG = 4-10 v is shown in Figure 15(e) indicating the acceleration of electrons 
in the vicinity of the  source-gate region. 
paper, with removed gate contact and simulated insulation, is shown in 
Figure 15(d), 
This geometrical 
Figure 15 
D 
Figure 15(b) with VG= -5 v demonstrates the cut-off 
The positive gate voltage operation with 
The uniformity of the conductivity 
B, HIGH FREQUENCY PERFORMANCE 
The devices mounted on TO-5 headers f rom lot NAS-1OA were 
electrically evaluated, 
6 mA/volt fo r  a drain separation of 4 to  6 pm. 
NAS 12-5 measured dc transconductances of 1 to 2 &/volt for a drain 
These devices exhibit dc transconductances of 4 to 
The devices f rom contract 
separation of 8 to 10 pm, 
inversely proportional to  the square of the source-drain spacing, a reduction 
of LD by a factor of two should increase the transconductance by a factor 
of four. 
frequency of oscillation 
Since the transconductance increase should be 
If the feedback capacitance, Cp2@ is then the same, the  maximum 
2e gm 
max F2 f 
should also be increased by a factor of four., 
ments of Y-parameters and power gain,, For  comparison a set of Y-para- 
meters  for SCL-triode NAS 3-6 with L,, 2e 8 pm is shown in Figure 16  and 
for  SCL-triode NAS-1OA with LD a 4 pm i s  shown in Figure 17, 
NAS 3-6 with LD = 8 pm has a fmax ~ 1 GHz and the device NAS-1OA with 
LD = 4 pm has a f 
the resulting increase in  g 
feedback capacitance C12,  where Y12  = "Cl2, is the same for both devices 
This was confirmed by measure-  
The device 
a 4 GHz as expected from the reduction of LD and max 
It is striking and should be remarked that the me 
-42- 
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having the same width w = 6,25 x 10-2cm (25 mils). Since this capacitance 
in  combination with the transconductance according to Equation 11 gives 
the frequency limitation of the device, it was further analyzed to  determine 
its physical origin. 
extending f rom source to  drain,  the recessed or offset gate structure 
(Ref. 40) has the advantage of presenting the lowest possible dielectric 
feedback capacitance. The capacitance can be given by two conducting 
plates (the drain and source electrodes) in  one plane. The solution for 
the capacitance of such a configuration leads to elliptic integrals, but by 
expanding the complete elliptic integral  in se r ies  and neglecting terms of 
higher order ,  the following equation was derived: 
Compared to a regular MOS-transistor with full gate 
where %W i s  the width of the gate and drain electrodes, a = (LD-LG)/2 and 
b = (LD t L)/2. Wi th  LD = 10 pm, LG = 5 pm and electrode length - 
L = 2.5 x 10-'cm (10 mils) ,  
with W = 6.25 x 10-2cm and 
Equation (12) gives for the present devices 
€ = 11 
Cf , 12pF 
Changing LD or LG in  the device structure produces only small  changes 
The constant device capacitance, in spite of the geometrical variations 
f rom the 10 pm to the 5 pm source-drain spacing, i s  therefore attributed 
to  the capacitance derived f rom W, a, and b plus the parasit ic header 
capacitance, C 
F r o m  the Y 2i measurement a total capacitance of 0. 3 pF is calculated 
which is approximately the sum of the theoretical feedback capacitance 
Cf % .12 pF and the measured parasit ic header capacitance C 2 pF. 
P 
This low feedback capacitance, C1 2, renders  the SCL-triode unconditionally 
stable up to the maximum frequency of oscillation. The device structure 
is suitable for  distributed amplifier design and could lead eventually to a 
a 
in Cf, since the logarithmic function var ies  very slowly when "b > 10. 
which was measured at 100 MHz and amounts to 0.2 pF. 
PY 
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traveling-wave t ransis tor  as described by McIver (Ref, 46) for a bulk 
silicon MOS- structure. 
Microwave properties of SCL-triodes, when mounted in TO-5 
encapsulations, cannot be realized above 1 GHz since the package has a 
self-resonance frequency anywhere from 800 MHz to  2 GHz depending upon 
the parasitic device capacitance plus the header capacitance and the lead 
inductance of the wirebond. 
- to  increase,  ra ther  than decrease,  at - gm resonance effect causes Y 21r 
the resonance frequency, as indicated by the measurement in Figure 17. 
The power-gain of device NAS-1OA at 1 , 1.5 and 2 GHz w a s  measured in  
the GR-Transfer Function Bridge at a perfect h / 4  - tuning of the input and 
output line without compensation of the parasit ic elements of the device 
itself, and with compensation by tuning the lines slightly to  obtain matched 
and maximum available power gain. Both measurements are presented in 
Figure 18 and reveal a 6db/octave power-gain fall-off with extrapolated 
maximum frequencies of oscillation of 3. 2 GHz and 4 GHz respectively. 
This value is in good agreement with the Y-parameter measurement of 
the same device in Figure 17, where at Y Z l r  = Y l Z i  a frequency of 3 GHz 
i s  obtained. 
For  the present devices f r e s  7 1.5 GHz. The 
The frequency response of SCL-triodes with the recessed gate 
structure was investigated with respect  to optimal geometrical control 
using photolithographic techniques and the silicon-on- sapphire material. 
vs. L for device structures withvarying D Experimental points for f max 
the distance separating source and drain contact, a r e  presented in LD’ 
Figure 19 
produced devices with LD = 4 pm (-4 x 10 
of 5 mA/volt and a feedback capacitance of 0.3 pF  at VD = 10 volts and 
ID = 10 mA, the maximum frequency of oscillation w a s  4 GHz. 
with la rger  LD values, t ransi t  time effects reveal a theoretical relation of 
Present  state -of -t he -art photolithographic technologies have 
- 4  cm). With a transconductance 
For  devices 
where 
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D This relation is experimentally confirmed (see Figure 19) for L 
values larger  than 4 pm* 
of hot electron behavior at an  electric field, E, greater  than 2 x 10 V/cm 
will resul t  in a t ransi t  time of 
For  devices with LD smaller than 4 pm the onset 
4 
where v 
frequency of oscillation, f 
range of electric fields according to  Equation ( 1  3). 
lithographic techniques and silicon-on-sapphire material, device structures 
with LD 2 pm should be possible with a visualized potential application in 
the microwave frequency region up to 8 GHz, 
is the limiting velocity of the hot electrons. The maximum 
-1 lim is therefore proportional to L in this D max9 
With improved photo- 
C. MODES O F  OPERATION 
In a first order  approximation the current-voltage characterist ics 
of the thin-film space-charge limited triode with dielectric surface gate 
can be represented by: 
2 
I.("> I vG I 
LG 
2 
when the virtual cathode for electrons moves close to  the edge of the gate 
electrode on the side of the drain contact, 
the drain-current is given by: 
For  the negative gate operation 
ID - pnCD LD2 6'D vG) [. ( ~ ]  vG (17) 
It is evident when comparing Equation (1 6) with ( l a ) ,  that the positive gate 
operation should have the higher frequency response, since the electron 
-49- 
t ransi t  t ime i s  always l e s s  in this mode of operation compared to a 
geometrically equal structure operating with negative gate voltage. 
was confirmed experimentally by measuring the cut-off frequency of the 
transconductance g - 
This 
m - ' Z l r '  
To explain the positive and negative gate operation of the space- 
charge-limited triodes,  the built-in voltage at the SiOz-Si interface has 
to be taken into consideration, which also gives an indication of the band 
bending in  the "floating"channe1. The "floating" channel i s  the portion between 
t h e  edge of the gate electrode extending over to  the drain pn-junction. The 
built-in voltage i s  given by: 
qNCH V = f  
cG 0 
where q is the electron charge and N 
C 
inversion layer and the negative sign to an accumulation layer for a p-type 
substrate. For standard MOS-transistors, Vo i s  identical to the threshold 
is the charge in the channel and 
The positive sign of this voltage applies to an 
CH 
the gate capacitance. G 
voltage VTH, which can be easily determined from drain current-voltage 
characterist ics in saturation as  a function of applied gate voltage. 
measurement is ,  however, not possible and meaningful f o r  the space-charge- 
limited triode. 
and NAS 3-7 ,  whose current-voltage characterist ics at room temperature 
and liquid nitrogen temperature a r e  shown in Figure 20 were correlated 
with gate capacitance versus  gate voltage measurements. 
m asurement on the space-charge-limited triodes replaces the dc method 
used with the pentode-like MOS-T with full gate, since the flat-band voltage 
which can be de te rminedhorn  these measurements,  i s  related to the 
This 
The positive and negative gate operation of device NAS 2-9 
The C-V 
V~~~ 
threshold voltage VTH and the built-in voltage V 
valence bands a r e  flat out to the Si02-Si interface, t he re  i s  zero space-charge 
within the Si. 
"flat-band" condition is given by: 
When the conduction and 
O 0  
The capacitance per unit a r ea  of the silicon surface at this 
= q(Eco N/kT) 1/2 
C~~~ 
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where q is the electron chasge, EG * IO-"F/ern €or si 
bulk c a r r i e r  concentration, This capacitance is in  seri 
dielectric capacitance CG and gives a fractional device capacitance decrease 
of 
and N i s  the 
8 
in going f rom the maximum capacitance of the accumulation condition to 
the flat-band point. The C-V measurements for devices MAS 2-9 and 
NAS 3-7, whose output character is t ics  a r e  presented in Figure 20, a r e  
shown in Figure 21, 
used and the gate voltage was swept f rom positive to  negative 
a triangular wave form of 5 Hz. 
For  this measurement a 500 KHz ac signal was  
F r o m  these measurements it is concluded that negative gate voltage 
operation of device NAS 3-7 i s  caused by a positive built-in voltage of about 
seven volts, and the positive gate valtage operation of device NAS 2-9 is 
possible when the built-in voltage is zero o r  negative, 
of electrons and holes at zero  gate bias condition and cut-off condition for 
the negative gate operation is shown in Figure 14. 
operation has a conducting channel at VG = 0 (Figure 14a), sufficient 
negative gate bias i s  required to cut off the device by depleting the surface 
under the gate electrode from electrons and accumulating holes to  prevent 
the space-charge region from punching through the p-layer ( see  Figure 14b). 
In the positive gate operation, the surface condition is near flat-band o r  
slightly depleted of negative charges at zero  gate bias (see Figure 14c). 
Applying a positive gate voltage will cause n-type inversion under the gate 
p-region and electron accumulation. 
moves closer to  the drain. 
starts to  "crowd" and modulation- from the gate bias becomes ineffective, 
This was  experimentally verified and indicates space-charge-limited 
operation of a diode with the electron source located at the gate edge. 
The charge distribution 
Since negative gate 
The virtual cathode for electrons 
At very high gate voltages, the transconductance 
The operation as positive or  negative gate space-charge-limited 
To obtain the devices with zero  triode can be controlled by processing. 
-521 
s 
57" 
.5 bl \ 
a 
E: 
cd 
w 
0 
rn 
c, 
$ 
E 
a, 
k 
5 rn 
cd 
5 
a, 
MI 
cd 
n-l 
N 
-53- 
built-in voltage a P 0 treatment of the thermally grown S i 0  gate oxide 
is used. 
an atmosphere of POCl 
2 5  2 
The standard cycle is carr ied out at 930°C for 15 minutes in 
3' 
The devices with a positive built-in voltage a r e  fabricated by using 
a prolonged P 0 treatment of the S i 0  gate oxide. Since phosphorus i s  
an n-type impur'ity, diffusion takes place into the silicon surface through 
the thin S i 0  
2 5  2 
and a fixed n-type channel is  created by pn-junction formation. 2 
D. HIGH TEMPERATURE STABILITY -
In order  to determine how well the SCL-triodes perform at elevated 
temperatures ,  two devices f rom lot NAS-17 were placed in a temperature 
chamber and their character is t ics  observed as the temperature w a s  raised. 
The devices were not continuously biased, but were turned on briefly to  
obtain photographs f rom the curve t r ace r  at 25' intervals up to a maximum 
temperature of 25OoC. 
the various temperatures.  
has geometry No. 2, while the lower has geometry No. 1. 
were operated in the enhancement mode [positive gate voltage). 
be seen in  Figure 22(e) and (f) ,  the devices exhibit some hysteresis a t  
225' and 250'. 
t o  be an increase in the drain ser ies  resistance. 
125'C in the device with geometry No, 1. 
of the devices after cooling down to  room temperature. 
permanent changes have occurred in both devices. 
doping level i s  not high enough to assure  good ohmic contacts, the most 
obvious explanation for the changes observed is an  increase in drain ser ies  
res is tance.  
t empera tures  throws some doubt upon this  explanation. 
Figure 22 shows the characterist ics observed at 
The upper device in each set  of photographs 
The devices 
As can 
But a more serious problem is  the appearance of what appears 
This f i r s t  occured at 
Figure 23 shows the characterist ics 
It is obvious that 
Since the source-drain 
However, the fact that the contacts become worse at high 
E. RADIATION EFFECTS 
The major effect of y-radiation on the thin-film space-charge-limited 
triode with dielectric surface gate is a shift in gate threshold voltage, Vo, 
as in the case of insulated gate pentodes. 
is usually caused by creatlion of positive charges in  the Si02 near the 
A change in Vo by y-radiation 
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a )  T = 25OC b) T = 100°C c )  T = 1 5 O O C  
Scale: 2 
5 
1 
Figure 22: 
T = 200°C e )  T = 225OC 
ma/divi sion vertical  
volt s/division horizontal 
volt/step 
f )  T = 25OOC 
Voltage Current Characteristics of Devices NAS 17B-2A 
and NAS 17B-2B at Various Operating Temperatures 
- 5 5 -  
Figure 23: Voltage Current Characteristics of Devices NAS 17B-2A 
and NAS 17B-2B at 25OC Showing Permanent Changes 
After Operation at Elevated Temperatures 
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Si-Si0 
Because of the functional relation between the drain current  and drain and 
gate voltage, the triode device i s  l e s s  sensitive to  a given dose of radiation 
than the equivalent pentode, operated at the same current. In the saturated 
MOS-transistor the changes in  the channel a r e  entirely controlled by the 
gate voltage so that the drain saturation current is independent of drain 
voltage and i s  given by: 
interface, which induce negative charges at the silicon surface. 2 
0 At a particular operating point, the change of IDS a s  a consequence of V 
changes i s  given by: 
AI,, = t (vG "0) A v O  
In the space-charge-limited triode the space charge i s  controlled not only 
by the gate voltage but a lso by the drain voltage. 
character is t ics  a r e  given by: 
The current-voltage 
The change of I, as a function of V i s  then approximately: 0 
21D 
'ID IC (V, t VG t Vo) A V O  
To compare the two devices, we assume that both operate at the same 
.current,  that i s ,  I, = I,,, and that for an equal exposure dose, AVO wil l  
be the same; then by equating Equations (22) and (24), we obtain: 
- v G +  vO 
'ID - 'IDS V D t V G t V o  
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ArDS’ 
of the pentode by a factor of: 
Xor V 
is  smaller than the drain current change AI 
greater  than zero,  the change in drain current of the triode, D 
DS 
e 1  vG vO F =  
v D t v G t v O  
The first radiation tests performed under this contract were performed 
on a full-gate thin-film MOST and a half-gate thin-film SCL-triode (NAS 1-7). 
Figure 214 shows the current-voltage characterist ics of both devices before 
and after being exposed to  a total dose of l o4  rads  f rom the LINAC. Some 
change is seen in the characterist ics of each device, but the changes are 
not large enough for any conclusion to be drawn regarding the relative 
radiation sensitivities of the pentode and triode. 
The next radiation experiments were carr ied out on device NAS 6-10, 
The current-voltage characterist ics before and after radiation geometry 4. 
exposure are shown in  Figure 25* After a total dose of 2 x 10 rads f rom the 
LINAC, a positive AI, of about 0.2 mA is observed for every operation point. 
0’ It was not determined whether this change of ID arose  from a change of V 
or i f  it a rose  f rom an ohmic leakage current iritroduced in the floating 
channel or  across  the drain pn-junction in parallel with the normal current. 
5 
A radiation-hardened version of the SCL-triode w a s  designed (see 
Figure 7) but was not fabricated, It w a s  felt that, although some increase 
in  radiation resistance might result ,  this would be attained at the price of 
instabilities due to the nonpassivated channel region. In addition, the 
phosphorus-doped oxide etches extremely rapidly, so that some etching 
of the oxide under the gate would certainly occur, resulting in many shorted 
gates, There; are, however, some other approaches to  radiation-hardening 
which appear promising. 
Ear ly  in the contract period, several  attempts were made to  fabricate 
devices with insulators other than thermally grown SiOz. The search  for 
other suitable insulators i s  motivated primarily by a desire  for increased 
radiation resistance. Silicon nitride, in particular, has attracted considerable 
interest  as a radiation-resistant insulator for field-effect devices. 
nately, the silicon nitride cannot be etched with standard photoresist techniques 
because the etch rate is so slow that the photoresist lifts off before the 
Unfortu- 
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RADIATION EXPOSURE OF 
THIN-FILM MOST WITH F U L L  GATE AND 
THIN-FILM SCL-TRIODE WITH HALF GATE 
Before After 
Irradiation 
# 1  Vert  I, = 2mA/DIV 
Horiz. VD = 5V/DIV 
Gate VG = t l V / S T E P  
# 2 Vert. ID = lmA/DIV 
Horiz. VD = lOV/DIV 
Gate VG = t lV /STEP 
Before After 
Irradiation 
Exposure to a total dose of lo4  RADS f r o m  LINAC 
Figure 24 
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THIN-FILM SPACE- CHARGE-LIMITED TRIODE 
(NAS 6- 10,Geometry 4) 
Before Radiation 
After Radiation 
Identical Scales of 
V e r t .  in 0. ~ ~ A / D I V .  
Horiz. VD in  5V/DIV. 
Positive Gate Voltage in lV/STEP 
5 Total Dose of 2 x 10 rads  (from LINAC) 
Figure 25 Voltage-Current Characterist ies of Space-Charge-Limited 
Triode NAS 6-10 before and after Exposure to  y-Rays. 
Total Dose 2 x 10 RADS. 5 
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silicon nitride is completely etched through. 
difficulty in  forming nitride layers  which are polarization-free. 
these difficulties, no SCL-triodes were fabricated using silicon nitride as the 
gate insulator. However, some MNS (Metal-nitride -silicon) capacitors were 
fabricated e 
There is also consiaerable 
In order to  evaluate the  silicon nitride insulator, comparative radiation 
damage experiments on supplied MNS- and MOS-capacitor s w e r e  performed 
by Dr. C. We Perkins of the Radiation Effects Research Department of Hughes 
Aircraft  Company, Fullerton, California, The MNS capacitors w e r e  irradiated 
using the cobalt- 60 facility at the Hughes Radiation Effects Research Laboratory. 
The following biases were applied in a sequence of irradiations, each of which 
incurred a maximum dose of 6 x 10 r: OV, t 2 V ,  t20V. In all cases ,  except 
-2OV, there  w a s  only a slight shift of 1-2 volts in the positive bias direction 
of the principal dips in the C-V and G-V curves for both p and n-types, and 
these shifts disappeared after a day o r  two or  after heat treatment. 
of the hysteresis in t h e  p-types, however, changFd considerably. The changes 
occurred in the positive direction of the bias sweep. 
the C-V dip and the G-V peak broadened greatly. 
also seen in non-irradiated samples under prolonged biasing alone. 
effects are attributed to  accumulated negative charge on the insulator surface 
near the metal electrode, and a r e  completely removed by heat treatment at 
250OC. The irradiation at -2OV up to  3 x 10 r re  ulted in a negative shift in 
the C-V dip and G-V peaks in a p-type capacitor indicating accumulated positive 
charge in the insulator as reported in the literatpre by other experimenters. 
More striking, however, was the complete disappearance of the G-V inversion 
p e a k  and of the capacitance rise after the dip in the inversion region. 
resul t  indicates complete wiping out of the naturally occurring inversion layer 
at the silicon surface near the metal electrode. 
by heat treatment but some chang 
permanent. 
i n  another p-type unit; but in this case complete recovery by heat treatment 
w a s  possible. 
6 
- 
The nature 
In the inversion region, 
However, this  effect is 
These 
I 
5 s 
This 
Partial recovery was achieved 
he C-V and G-V curves appear to be 
Similar effects by prolonged bias af -20 volts alone w e r e  produced 
MOS n-type capacitors showed the usual negative shift in the C-V 
and G-V curves. The C-V dip w a s  broadened, and the G-V peak both 
-61 - 
broadened and increased in  magnitude. 
sensitive to  radiation than the MNS types. 
by an  accumulated dose of about 10 r with a bias of t5 volts. 
The MOS types are nuch more  
A 20-volt shift was produced 
5 
The superior radiation resistance of the silicon nitride is clear. 
The use of nitride appears to  be the most promising method of radiation- 
hardening field-effect devices. However , considerable effort is needed 
before satisfactory silicon nitride layers  can be reproducibly deposited. 
Some of the problems are: 
1. There is a natural oxide skin which is always present 
between the silicon and the silicon nitride unless special 
precautions are taken. 
in the threshold voltage a s  a function of applied voltage 
(Ref. 45). 
There is a bulk polarization which apparently depends on 
the relative amounts of silane and ammonia present 
during growth. 
of these gases with sufficient accuracy to  eliminate 
the polarization, 
Pure  silicon nitride is not a good insulator. 
be made a good insulator by adding O2 during growth. 
This oxide layer causes a hysteresis 
2. 
It i s  difficult to  control the flow ra tes  
3.  It can 
F. NOISE 
The noise in solid-state space-charge-limited diodes w a s  theo- 
retically investigated by Webb and Wright (Ref. 46), Sergiescu (Ref. 47) 
and van der  Ziel (Ref. 48). 
agree in  their  final resu l t s ,  they have in  common a prediction of shot noise 
suppression in solid-state space-charge-limited diodes. 
suppression in the solid-state over the vacuum tube diode is ascribed to  
the fact that in  vacuum diodes the velocity distribution of emitted electrons 
is  preserved throughout their  passage, whereas in the solid-state diode 
this velocity distribution is  altered by collisions of the carriers with the 
lattice. This leads to  the conclusion that convection current fluctuations 
at the potential minimum of the solid-state diode can be neglected. It is  
therefore speculated that the noise in solid-state diodes is more  suppressed 
Although the theories of these authors do not 
A stronger noise 
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by the presence of the space-charge than is  the 
This, of course,  raises the hope that very  low-noise operation of solid- 
state space-chargeclimited triodes can be achieved. 
Van der Ziel (Ref. 48) has shown that the short-circuited noise 
cur ren t  in a space-charge-limited diode is  given by: 
i = 8 k T g  A f  a 
which is twice the thermal  OF Nyquist noise of the high frequency conductance 
g. 
current of: 
In a space-charge-limited triode, one would consequently expect a noise 
F= 8kT gm Af a 
where gm is the transconductance of the three terminal  device, 
A bulk silicon space-charge-limited triode (Ref, 491 w a s  investigated 
with respect  to its noise performance according to  Equation (27)(Ref, 50) .  
Although the devices under t e s t  showed L/f  noise, which a r i s e s  possibly 
f rom surface states at the Si02-Si interface around t h e  metal contacts in 
the planar structure,  above 50 MHz the measured values i 
values predicted by Equation (27). This indicates tha t  the limiting noise 
in space-charge-limited solid-state tr iodes is thermal  noise as w a s  observed 
experimentally. 
charge-limited triode will arise f rom the  gate circuit elements, 
-2 approach the a 
Additional noise in an actual amplifier which uses the space- 
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CONCLUSION 
The design and fabrication of a spaceicharge-limited triode has 
been presented, and the measured characterist ics and parameters  of the 
devices have been reported. 
The silicon-on-sapphire used for the device fabrication has an (100) 
orientation, and the best films were grown at an  indicated temperature 
of 1O5O0C. Films grown at higher temperatures were less  oriented and 
exhibited lower mobilities. 
growth apparently is due to  a chemical reaction between silicon and 
sapphire which is enhanced with increasing temperature. 
The high temperature limitation for the film 
The yield of operable devices was generally low, and is attributable 
to source-drain shorts caused by defects in the silicon films. 
improvement in the structural  quality of the films is needed in order to  
obtain controllable diffusions, and in turn,  higher yields. Such improve- 
ments should be forthcoming in the near future. It should be borne in mind, 
however, that because of the lattice mismatch between silicon and sapphire, 
the structural  perfection of the films will probably not approach that obtained 
wi th  silicon-on- silicon epitaxial layers,  
Considerable 
It w a s  found that the p-type films increase in resistivity upon being 
oxidized, probably due to depletion of the aluminum dopant f rom the films. 
Problems were initially encountered due to  fracturing of the aluminum 
gate electrodes at the edge of t he  silicon islands, but these problems were 
solved by obtaining a tapered edge on the islands, 
It w a s  found that the zeroegate-voltage currents  drawn by the devices 
as a function of drain voltage w e r e  less than those predicted by the Guerst 
and Mott-Gurney theories, but larger  than those predicted by the Wright 
and Rittner -Neumark theories, 
The maximum frequency of oscillation obtained w a s  3 to  4 GHz, 
which agreed with the predicted frequency obtained from the transconductance 
of the device and the feed-back capacitance. 
the device was calculated to  be 0.12 pf, and the parasitic header capacitance 
was measured to  be 0 ,2  pf. 
the SCL-triode unconditionally stable up to  the maximum frequency of 
The feed-back capacitance of 
The total feed-back capacitance of 0, 3 pf renders  
- 64- 
oscillation. 
a further reduction in source-drain spacing. However, TO-5 headers 
have a self-resonance frequency of about 1.5 GHe, so the SCL-triode 
would have 40 be designed as a distributed amplifier in order  t o  be useable at 
microwave frequencies, 
for  such a design. 
An increase in frequency response should be obtainable with 
The sapphire substrate is especially well suited 
The SCL-triodes can be either enhancement mode o r  depletion mode, 
depending on the built-in voltage. 
from the positive gate (enhancement mode) operation, 
A higher freque y response is expected 
An analysis w a s  made which indicated that the SCL-triode should 
be somewhat less sensitive to ionizing radiation than the full-gate MOST, 
but this was not verified experimentally, Comparative radiation tes ts  on 
MOS and MNS capacitors showed that silicon nitride is much less sensitive 
to  ionizing radiation than silicon dioxide. 
problems in reproducibly obtaining good silicon nitride layers,  thus limiting 
its application at the present time. 
However, there  a r e  serious 
In conclusion, it appears that the space-charge-limited triode has 
considerable potential as a microwave amplifier. 
be obtained in the near future, and wi l l  result  in better reproducibility 
and higher yields. 
Better silicon films should 
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